MULTIPARTES

Menu

EU Flag

This project has received funding from the European Union’s Seventh Framework Programme for research, technological development and demonstration under grant agreement no 287702

Advisory Board


The MultiPARTES Advisory Board has been constituted at the beginning of the project by different industrial partners that are potential end users of the results of the project and have shown interest in participating in the project as external partners. Several academic experts in the domains related to the project complete the Board. The members of the Advisory Board will support the MultiPARTES activities through a continuous monitoring, exchange of ideas and project results validation exercises. It is planned that the Advisory Board will meet once per year. Apart from these scheduled meetings, the Advisory Panel may be queried or requested advice and feedback on project issues at any time through the project coordinator.



Following, there is a list with the AB meetings:
The table below presents the experts who are members of the Advisory Board:

Rapita Logo


Dr. Guillem Bernat
Rapita Systems, York, UK

Dr. Guillem Bernat is CEO of Rapita Systems Ltd., a spin-off company from the University of York, transferring measurement-based worst-case execution time analysis technology into commercial practice. Acknowledged as one of the world's leading experts on worst-case execution time analysis, he is also a major contributor to the theory of probabilistic timing analysis for real-time systems and the architect of the Rapita Verification Suite (RVS) tool-set. Dr. Bernat has more than 50 published papers in international conferences and journals, has lectured extensively in real-time systems and is a frequent speaker at international conferences. He received his PhD in Computer Science from the Universitat de les Illes Balears in Spain in 1998 and lectured at the Real-Time Systems Group at the University of York before co-founding Rapita Systems. LinkedIn public profile.

Hellenic Open University Logo


Dr. Tasos Dagiuklas
Hellenic Open University, Greece

Dr. Tasos Dagiuklas received the Engineering Degree from the University of Patras, Greece in 1989, the M.Sc. from the University of Manchester, UK in 1991 and the Ph.D. from the University of Essex, UK in 1995, all in Electrical Engineering. Currently, he is employed as Assistant Professor at the Department of Computer Sciences of the Hellenic Open University, and in the same time he acts as a Senior Research Associate at the University of Patras-Wireless Telecommunications Laboratory, Greece. Past Positions include Teaching Staff at the University of Aegean, Department of Information and Communications Systems Engineering, Greece, senior posts at telecommunication companies INTRACOM and OTE, Greece and British Telecom Labs, Ipswich, UK. He has been involved in several EC R&D Research Projects (NETGATE, TORRENT, GEMINI, EVOLUTE, SNOCER, SPIDER, FUTON, PEACE, ROMEO) in the fields of All-IP network and next-generation services. He was the conference general organizer of the international conference MobileMultimedia 2007 (Mobimedia 2007) and Programme Chair of IFIP MANWEEK-MMNS 2008. He has served as Guest Editor in several journals and TPC member to more than 40 international conferences. His research interests include All-IP Networks, systems beyond 3G and converged multimedia services over fixed-mobile networks. His research interests include All-IP Networks, systems beyond 3G and multimedia services over fixed-mobile networks. Dr Dagiuklas has published more than 100 papers at international journals and conferences in the above fields. He is a Senior Member of the IEEE, and of the Technical Chamber of Greece.

Infineon Logo


Patrick Leteinturier
Infineon Technologies, Neubiberg, Germany

Patrick Leteinturier has 23 years of experience in automotive electronics. He is currently responsible for system architecture definition of silicon products (silicon sensors, microcontrollers, silicon smart powers, and power modules) for Powertrain & xEV applications at Infineon Technologies AG. Mr. Leteinturier started his career at Lucas and SAGEM developing powertrain electronic systems for PSA and Renault. He is working since 1997 at Infineon Technologies AG. He has been a guest professor at Tianjin University (China) since 2006. He is SAE fellow and member of the SAE engineering meeting board. Mr. Leteinturier received his Mechanical Engineering degree from ENSAM: Ecole Nationale Supérieure des Arts et Métiers (France) in 1987 and his Electric & Electronic Engineering degree from ESE: Ecole Supérieure d‘Electricité (France) in 1990.

Infineon Logo


Glenn Farrall
Infineon Technologies, Bristol, UK

Glenn Farrall received his Bachelor and Masters degree in Computer Science from the University of Melbourne, Australia. He started his career with the Australian CSIRO VLSI Programme. He subsequently joined the spinoff Austek Microsystems, where he worked in both the Adelaide, Australia, and San Jose, USA offices at various roles from CAD/CAM programmer to cache design. He worked for Apple Computer in the joint development of desktop and server PowerPC processors at the Somerset Design Centre in Austin, Texas. He then moved to Europe and joined Inmos (STMicroelectronics) as a development lead of a multiprocessor superscalar embedded media processor, and then went on to co-lead the technical development of the SH5 processor between STM and Hitachi Semiconductors USA. In 1999 he joined Infineon Technologies UK where he has been working in various processor and product development activities, most recently as Senior Principal for the Automotive MicroController group.

UPV Logo


Prof. Marga Marcos
Universidad del País Vasco , Bilbao, Spain

M. Marcos is a professor of Automatic Control and Systems Engineering at the University of the Basque Country, where she has been chairman of the Automatic Control and Systems Engineering Department for more than 10 years. She has authored and co---authored more than 80 technical papers in international journals and conference proceedings. She has carried out review work for various conferences and technical journals. She has served on technical committees of IFAC (AARTC, WRTP, CC), IEEE (NBCS) and she has been member of the European Control Association Council, the National Organizing Committee of IFAC Spain and Publication Co---Chair for the IEEE Control and Decision Conference (CDC2005). She has been the General Co- - Chair of the IEEE International Conference on Emerging Technologies for Factory Automation 2010. Her main research interests deal with the application of the Model Driven Engineering paradigm to industrial control systems. She has acted as the main researcher in more than 60 research and technology transfer projects funded by National and European R&D programmes. She Regularly acts as reviewer for projects and individual research grants financed by the Spanish Ministry of Research. She was contracted as an expert by the European Commission for reviewing research projects for the IST programme and currently she is also taking part in the Advisory Board of IST projects. For the last 20 years, she has been actively transferring her research results to many companies helping them adopt innovative design approaches for improving the development cycle of their industrial automation applications. The most important achievements include the definition of domain specific languages that allow describing the system from different point of views: control, hardware and software engineering. Their implementation as markup languages are included in an integrated development framework that offers a co---simulation framework based on CORBA middleware and a code generator for Programmable Logic Controllers. The code generation technology, based on the XML PLCOpen interface, was transferred to a German PLC software company. Recently, the modeling techniques have been applied to the field of distributed embedded systems with QoS requirements in the context of the iLAND ARTEMIS project.

EADS Logo


Dr. Michael Paulitsch
EADS, Munich, Germany

Dr. Michael Paulitsch is Scientific Director at EADS Innovation Works in the Technical Capability Center “Sensors, Electronics, and System Integration” where he works on embedded networked computing systems for dependable applications. Michael Paulitsch received a PhD degree from the Vienna University of Technology in Technical Sciences (emphasis on safety-critical systems design) and a PhD in Social and Economic Sciences from the Vienna University of Economics (emphasis on production management). He holds 10+ patents, and applied for about patent applications. He published 20+ papers in the field of dependable systems and networks. Starting 2008 he has built up the safe and secure computing activities at the center. He now represents EADS on multi-core-specific topics in working groups. He leads five internal and external projects in the area of dependable and secure computing (publicly known projects: ACROSS, RECOMP, ARAMiS, SeSaM) mainly targeting use of modern embedded controllers for avionics. From 2003 to 2008, he was a Senior Scientist with Honeywell Aerospace, Advanced Technology, based in Minnesota, U.S., where he worked on research in commercial avionics, flight and engine control and space avionics, all highly critical and involving certification resulting into products, e.g. Boeing 787 flight control, Alenia Aermacchi M346, NASA’s Orion capsule. In 2008, he received the Honeywell Aerospace Award for the achievements on Orion and design of a network for highly-safety critical systems. Before this, Michael Paulitsch worked at the Vienna University of Technology, Vienna, Austria, in the real-time systems group with Prof. Kopetz. He also visited the University of Illinois at Urbana-Champaign where he was research assistant at the Center of Reliable and High-Performance Computing in the Coordinated Science Laboratory with Prof. Ravi Iyer.

SINTEF Logo


Dr. Øystein Haugen
SINTEF, Oslo, Norway

Dr. Øystein Haugen is Senior Researcher at SINTEF and part-time Associate Professor at Department of Informatics at University of Oslo. Earlier he has worked in a small start-up company as well as large companies ABB and Ericsson in addition to research institutions Norwegian Computing Centre and SINTEF. He has been involved with language design and standardization of modeling languages since the 1980ies. From his background with object-oriented language Simula, he worked on the enhancement of SDL and MSC with ITU(International Telecom Union). He was Rapporteur of Message Sequence Diagrams (Z.120) within ITU from 1997 to 2000, and this work migrated into UML 2. He was until 2011 a member of the UML Revision Task Force in OMG being responsible for the sequence diagram part. Currently Haugen organizes the joint submission team for the OMG standardization of a Common Variability Language (CVL). In 2010 he was the General Chair of the MODELS conference. He has theoretical and practical expertise from modeling and implementation in a variety of different domains, such as typography, automatic train control, and telecommunication. In the recent years he has taken part in European projects MoSiS, VERDE, CESAR and VARIES that have all been targeting modeling within the field of embedded systems. At the University of Oslo, Dr. Haugen has given the course "Unassailable IT-systems" together with Professor Ketil Stølen for 10 years. The course shows how systems should be made robust through careful use of modeling, formal theory and risk analysis. LinkedIn public profile.

ESA Logo


Marco Zulianello
European Space Agency , Noordwijk, The Netherlands

Marco Zulianello graduated as a Computer Science Engineer from the University Politecnico of Milan. He joined ESA in 2006 at the European Space Research and Technology Centre (ESTEC) in Noordwijk, The Netherlands. He works on Real Time Operating Systems for embedded systems, software for multicore microprocessors and schedulability analysis and is part of the Software System Engineering section, under the directorate of Technical and Quality Management. He also supports the software development for the control of navigation and telecommunication satellites.

ESCRYPT Logo


André Osterhues
ESCRYPT - Embedded Security , Bochum, Germany

André Osterhues works as Branch Manager at ESCRYPT - Embedded Security in Bochum, Germany. He studied computer science at University of Dortmund and received his diploma in 2005. From 2005 to 08, he worked as a Research Assistant at the Chair for System Security, Ruhr University Bochum. André Osterhues has extensive experience in the field of IT security, especially for embedded systems. As a project manager, he has supervised many successful projects for customers from industry and public administration. He currently coordinates all publicly funded projects within ESCRYPT

Infineon Logo


Dr. Rafael Zalman
Infineon Technologies AG , Munich, Germany

Rafael Zalman has been working for Infineon Technologies AG (former Siemens Semiconductor Division) since 2001. He received his diploma in electrical / electronic engineering from the Polythenical Institute Bucharest in 1993 and a PhD in Aerospace Engineering from the same institute in 2005. Prior to 2001, he worked in the energy production and transportation domain as a research engineer and later as technical director in the Energy Research Institute in Bucharest. After joining Infineon he was working in the R&D department for automotive area especially in the area of Infotainment and automotive software development. Since 2007 he is leading the software development group in Munich and is responsible for the microcontroller software development methodology. He is also active in the domain of functional safety and is representing Infineon in strategic initiatives and organizations like AUTOSAR and VDA. He is also author of patents and papers in the fields of functional safety and automotive software.

BSC Logo


Francisco Cazorla
BSC - Barcelona Supercomputing Center, Barcelona, Spain.

Francisco J. Cazorla is the leader of the CAOS group at BSC and member of HIPEAC. He has led projects funded by industry (IBM and Sun Microsystems), several projects with the European Space Agency and is currently leading the FP7 PROARTIS and FP7 PROXIMA projects. He has participated in FP6 (SARC) and FP7 Projects (MERASA, VeTeSS, parMERASA). He has three patents in the area of hard-real time systems. His research area focuses on multithreaded architectures for both high-performance and real-time systems on which he is co-advising seven PhD theses. He has co-authored over 80 papers in international refereed conferences and journals. Francisco Cazorla has received the ‘TR35 Spain 2011’ award in 2011. With this award the Massachusetts Institute of Technology (MIT) selects the 10 most promising innovators in Spain, whose technical work has enjoyed great success in recent years or has a great potential for development for decades.

OFFIS Logo


Kim Grüttner
OFFIS Institute for Information Technology , Oldenburg, Germany.

Kim Grüttner is head of the Hardware/Software Design Methodology group at OFFIS – Institute for Information Technology in Oldenburg. Since 2005, he holds a Diploma degree in Computer Science from the University of Oldenburg, Germany, joined OFFIS in 2005 as researcher and works since 10/2008 as group manager. Kim Grüttner was involved in the EU-Projects ICODES (Interface and Communication-based Design of Embedded Systems) and ANDRES (Analysis and Design of run-time Reconfigurable, heterogeneous Systems). He has coordinated the COMPLEX (Codesign and power Management in Platform-based design space Exploration) European integrated project. Currently, he is coordinating the CONTREX (Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties) European integrated project, which constitutes the European Mixed-Criticality Cluster together with the running projects DREAMS and PROXIMA. His research topics include Electronic System-Level design and synthesis for Multi-Processor System on Chips (MPSoC), system-level design methodologies and languages for HW and SW systems with a focus on HW/SW communication, interface synthesis, power and temperature modelling for mixed-criticality MPSoCs. For more information, visit his page.

BSC Logo


Roman Obermaisser
University of Siegen, Siegen, Germany.

Prof. Dr. Roman Obermaisser (Coordinator) is full professor at the Division for Embedded Systems of University of Siegen. He has studied computer sciences at Vienna University of Technology, and received the Master's degree in 2001. In February 2004, Roman Obermaisser has finished his doctoral studies in Computer Science with Prof. Hermann Kopetz at Vienna University of Technology as research advisor. In July 2009, Roman Obermaisser has received the habilitation ("Venia docendi") certificate for Technical Computer Science. His research work focuses on system architectures for distributed embedded real-time systems. He wrote a book on an integrated time-triggered architecture published by Springer-Verlag, USA. He is the author of several journal papers and conference publications. He has also participated in numerous EU research projects (e.g. DECOS, NextTTA) and was the coordinator of the European research projects GENESYS and ACROSS. Currently he is the coordinator of DREAMS (Distributed REal-Time Architecture for Mixed Criticality Systems).